

United States Continuation-in-Part (CIP) Patent Application for:

**METHOD OF PREPARING A SAMPLE
OF A SEMICONDUCTOR STRUCTURE
FOR ADHESION TESTING**

Inventor: Zhenjiang Cui


Attorney Docket No. AM-8408.P1

Certification Under 37 CFR § 1.10

I hereby certify that this new Patent Application and the documents referred to as enclosed therein are being deposited with the United States Postal Service on this date July 28, 2003 in an envelope as "Express Mail Post Office to Addressee" Mailing Label Number EU313733864US addressed to: Mail Stop Patent Application, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450

Shirley L. Church, Esq.

Person Mailing Paper


Signature of Person Mailing Paper

1 [0001] **METHOD OF PREPARING A SAMPLE OF A SEMICONDUCTOR**
2 **STRUCTURE FOR ADHESION TESTING**

3 [0002] **Related Applications**

4 [0003] This application is a continuation-in-part of U.S. Application Serial No. 10/435,306,
5 filed May 9, 2003, which is currently pending.

6 [0004] **Field of the Invention**

7 [0005] The present invention pertains to a method of preparing a test specimen for testing
8 of the bonding strength of a layer of additive material to a crystalline substrate, or testing of the
9 bonding strength of one layer of additive material to a second layer of additive material, where
10 both layers of additive material overlie a crystalline substrate.

11 [0006] **Brief Description of the Background Art**

12 [0007] The manufacture of semiconductor devices typically involves the deposition of layers
13 of additive material (*i.e.*, thin films) on a crystalline semiconductor substrate, such as single-
14 crystal silicon or gallium arsenide. Adhesion of the layers of additive material to each other and
15 to the semiconductor substrate is very important, because delamination of any one of the layers
16 can lead to device failure. Therefore, the bonding strength of the various layers of additive
17 material to each other and to the semiconductor substrate is critical, and testing is carried out
18 as a part of manufacturing process development and quality control.

19 [0008] The general concepts of thin film adhesion measurements for multi-layered thin film
20 structures have been described in several papers. See, for example, "Adhesion and Debonding
21 of Multi-Layer Thin Film Structures", R. H. Dauskardt et al., *Engineering Fracture Mechanics*,
22 61(1), pp. 141 - 162 (1998); "Quantitative Measurement of Interface Fracture Energy in Multi-
23 Layer Thin Film Structures", Q. Ma et al., *Proceedings of MRS Annual Meeting*, San Francisco,

1 CA, pp. 3 - 14 and 91 - 96 (1995); and "Adhesion and Reliability of Copper Interconnects with
2 Ta and TaN Barrier Layers", M. Lane et al., *J. Mat. Res.*, 15(1), pp. 203 - 211 (2000).

3 [0009] With respect to thin films overlying relatively thick crystalline substrates, the
4 measurement of adhesion energy is primarily concerned with the macroscopic, or effective work
5 of fracture per unit area required to separate an interface of interest. This may be quantified in
6 terms of the critical strain energy release rate (debonding energy), G_c (typically in J/m^2), which
7 is a function of material properties, such as the interfacial chemistry, adjacent microstructures,
8 and elastic-plastic stress-strain behavior. G_c is also a function of mechanical properties, such
9 as the loading mode mixity near to the debond tip (the ratio of shear to normal stresses). Other
10 design parameters, including the surface morphology (roughness) and the thickness of adjacent
11 thin film layers, may also have an important effect on adhesion.

12 [0010] The interface fracture resistance during debonding essentially depends upon two
13 different energy absorbing processes. These are G_0 , the near-tip work of fracture, and the energy
14 dissipation which occurs in a zone surrounding the debond. In a region close to the debond
15 crack tip, the intrinsic near-tip work of fracture G_0 provides a direct measure of the fracture
16 process at the interface. Factors which contribute to G_0 include chemical bonding parameters
17 from across the bond interface and/or micromechanical processes associated with the fracture
18 mechanism.

19 [0011] Alternatively, in some instances, depending on the structure being tested, an energy
20 dissipation zone appears due to factors such as the plasticity of adjacent ductile layers and the
21 interaction of the debond faces behind the debond tip, G_{zone} . Interaction mechanisms may
22 involve frictional sliding of uneven contacting surfaces and even plastic stretching of unbroken
23 ligaments across the fracture surfaces. Since these energy dissipation mechanisms typically act
24 behind the debond crack tip, their effect increases with initial debond extension, until a steady-
25 state interface fracture resistance is achieved. While such resistance curve behavior is often

1 observed during interface failure, due to the scale of thin film structures, experimental detection
2 of these effects is difficult and generally precluded. As a result, what is finally measured is:

3 $G_c = G_o + G_{zone}$ (units: J/m²).

4 [0012] A significant limitation of many thin film adhesion measurement techniques, such
5 as the peel test, blister test, indentation test, is that during debonding, residual stresses in the thin
6 film relax and modify the measured adhesion energy. The effects of such relaxation on the
7 measured adhesion values can be large, and although such effects can mathematically be
8 included in an analysis, it is frequently difficult to accurately measure residual film stress of a
9 very thin film present on a rigid substrate.

10 [0013] Thin film stress relaxation can be significantly reduced by preparing a sandwich
11 structure where two pieces of the thin film on a rigid substrate are bonded together with the thin
12 film being tested in the center of the sandwich. A small contribution to the measured value of
13 G_c will arise from elastic curvature of one of the rigid substrates supporting the thin film after
14 debonding. However, the contribution of this effect to the debond driving energy has been
15 shown to be minimal. Another advantage of the sandwiched sample configuration is the
16 enablement of fracture mechanics-based tests to indicate the characteristics of subcritical
17 debond-growth rate behavior which is associated with environmentally assisted or fatigue
18 processes.

19 [0014] A commonly used adhesion test in the semiconductor industry is the four-point
20 (bending) adhesion test. Apparatus for performing the four-point adhesion test is available, for
21 example, from Dauskardt Technical Services (Menlo Park, CA). Referring to Figure 1, which
22 is a schematic top view of an assembly 130 used to perform the four-point adhesion test, a test
23 specimen 100 is placed between dowel pins (114, 116, 118, 120) within bending fixture 111
24 members 110 and 112. The length of test specimen 100 must be longer than the distance A
25 between dowels 114 and 116, and typically ranges from about 30 mm to about 50 mm.

1 Sandwich test specimen 100 consists of two semiconductor structures (102 and 104), each
2 having a length of about 40 mm, a width of about 5 mm, and a thickness of about 0.8 mm. The
3 two semiconductor structures have been sandwiched together, face-to-face, and bonded with a
4 layer 106 of an epoxy adhesive in the middle of the sandwich. Typically, the epoxy adhesive
5 layer thickness is about 5 μm to about 20 μm ; however, depending on the clamping pressure
6 placed on the sample during cure of the epoxy adhesive, the bonding layer may be as thin as
7 about 2 μm . Bonding time and temperature and general sample preparation techniques are
8 typically provided by the supplier of the epoxy adhesive. Higher bond temperatures and longer
9 times within the specifications of the manufacturer's recommended process generally produce
10 stronger bonds.

11 [0015] After bonding of the sandwich test specimen 100, the exposed surfaces 103 and 105
12 of the sandwich test specimen 100 are typically a highly crystalline material, such as single
13 crystal silicon or gallium arsenide. The upper surface 103 shown in Figure 1 is then notched
14 or grooved in a straight line across the entire width of the surface 103, from edge to edge. A
15 notch (shown in Figure 4D, for example) or a groove is typically cut into semiconductor
16 structure 102 using a diamond saw. The notch or groove 108 is typically formed to have a
17 maximum depth of about 500 μm into the surface 103 of semiconductor structure 102. Since
18 the crystalline substrate material typically has a thickness of about
19 700 μm , about 200 μm of thickness of the crystalline substrate material remains overlying the
20 thin film which is to be tested for adhesion to the crystalline substrate, for example.

21 [0016] The adhesion test is performed by applying a load to test fixture 111 at a constant
22 displacement rate (about 0.01 - 0.5 $\mu\text{m}/\text{sec}$) to bend the test specimen 100, while carefully
23 observing a load-displacement curve generated by the load cell which has a chassis and a piezo-
24 electric actuator. A schematic illustration of a load-displacement curve is shown in Figure 2,
25 which is a graph 200 showing load (on the vertical axis 202) versus displacement (on the

horizontal axis 204). Region 208 of curve 206 shows slack being taken up in the loading system; region 210 shows linear elastic loading of the test specimen; region 212 shows the initiation of debonding at the notch formed in the test specimen; and region 214 shows debonding extending along the interface.

[0017] Figure 3 is a graph 300 showing actual test data obtained during a four-point adhesion test of an Al/TiN/SiO₂ interface structure. Region 308 of curve 306 shows a vertical pre-crack being formed; region 310 shows the system behaving linear elastically with no debond extension; region 312 shows a crack kinking into the interface of interest; and region 314 shows the load plateauing at a constant displacement rate of 0.05 μm/sec.

[0018] The following equation is used to calculate the interface fracture energy:

$$G_c = \frac{21(1 - \nu^2)P_c^2 L^2}{16Eb^2h^3}$$

where ν is Poisson's ratio for the crystalline substrate; L is the distance between the inner and outer dowel pins; E is the elastic modulus of the substrate; b is the width of the beam; h is the half height of the beam (half of the height B of specimen 100 shown in Figure 1), and P_c is the plateau load.

[0019] Test specimens for four-point adhesion testing (such as test specimen 100 shown in Figure 1) are traditionally prepared according to the method depicted in Figures 4A through 4D. Referring to Figure 4A, two sections, 402 and 404, of a semiconductor structure to be evaluated are bonded together face-to-face using an adhesive, to form the combined structure illustrated. Semiconductor structure sections 402 and 404 have equal dimensions (in this case, 40 mm x 40 mm). The semiconductor structure typically consists of a crystalline substrate (such as single-crystal silicon or gallium arsenide) with at least one overlying layer of a additive material (not shown) in the form of a thin film (or films) of an additive material (or additive materials) which is (are) different from the substrate material. When semiconductor structure sections 402 and

1 404 are bonded, they are bonded with the more crystalline substrate side of each semiconductor
2 structure facing outward.

3 [0020] Following curing of the adhesive, the bonded structure 400 (shown in Figure 4A) is
4 diced, typically using a diamond saw, into test specimens 408 having the desired dimensions
5 (in this case, 5 mm x 40 mm), as shown in Figure 4B. Following dicing, the side edge 410 of
6 the test specimen 408 must be polished in order to eliminate defects from the side edge of the
7 test specimen. If the side edge of the test specimen includes any stress-inducing defects, the test
8 specimen will break almost immediately when load is applied during the performance of the
9 four-point adhesion test, providing no meaningful adhesion data. To reduce the probability that
10 stress-inducing defects are present on the side edges of the sawed test specimen, the side edges
11 are polished, as illustrated in Figure 4C. Polishing is typically performed using sand papers,
12 going from coarse to fine, where a liquid may be used in contact with the specimen surface, to
13 protect the surface being polished and to dissipate the heat generated during polishing.
14 Typically, the liquid is water or alcohol. The surface roughness of the polished surface is
15 controlled normally to be less than 5 μm .

16 [0021] After polishing of the side edges, a notch 412 is cut into the exposed surface of
17 semiconductor structure 402, typically using a diamond saw, as illustrated in Figure 4D. The
18 notch 412 extends in a straight line across the entire width of test specimen 408, from one long
19 edge 407 to the opposing long edge 409 of test specimen 408. The notch 412 is typically
20 formed to have a depth of about 500 μm into the upper surface 403 of semiconductor structure
21 402. The function of the notch 412 is as a break point during bending of test specimen 408
22 during the performance of the four-point adhesion test described above.

23 [0022] In an alternative sample preparation method, each of the two semiconductor structure
24 specimens are initially cut to the desired test specimen size, and then are bonded together in the
25 same manner. The resulting test specimens are then polished and notched, as shown in Figures

1 4C and 4D.

2 [0023] The test specimen preparation methods described above provide consistent results in
3 the four-point adhesion test (typical standard deviation for G_c is less than 0.5). However, these
4 sample preparation methods are very time-consuming. Cutting of the notch to the desired depth
5 and length is a tedious, difficult, and time-consuming step. In addition, polishing of the test
6 specimen side edges prior to performance of the adhesion test is also very time consuming,
7 making the specimens expensive to fabricate and delaying the time by which data may become
8 available. Polishing of the test specimen side edges may also cause film contamination and/or
9 changes in the film-substrate interface.

10 [0024] To make the sample preparation method less expensive, and to enable immediate
11 testing for quality control purposes, a reliable, straightforward test specimen preparation method
12 is needed. By reliable it is meant that the test specimens prepared by the new method should
13 provide four-point adhesion test results which are at least as consistent as those obtained using
14 samples prepared according to the traditional sample preparation methods described above.

15
16 [0025] **SUMMARY OF THE INVENTION**

17 [0026] We have discovered that it is possible to prepare test specimens for film adhesion
18 testing by breaking a semiconductor substrate in a manner which provides a side edge surface
19 that is smooth and essentially free from defects. This means that it is not necessary to polish
20 the side edges of a test specimen made using this breaking technique. The test specimen is
21 prepared from a sandwich structure. The sandwich structure is prepared by bonding together
22 two sections of semiconductor substrate. Each section of semiconductor substrate includes a
23 layer of single crystal material (or a highly crystalline material which approaches a single
24 crystal) having at least one layer of a thin film (additive material) overlying the layer of single
25 crystal material. The sandwich structure is prepared by bonding the thin film-covered surfaces

1 of the substrate together, with the single crystal material layer surfaces forming the exterior of
2 the sandwich structure. The top and bottom sections of the sandwich structure must be carefully
3 aligned during bonding so that the single crystal material layers are aligned precisely along a
4 lattice structure which is to be fractured. For a silicon lattice structure, alignment is along the
5 silicon $\langle 100 \rangle$ lattice.

6 [0027] To prepare test specimens from the bonded sandwich structure, a scratch or "scribe",
7 about 0.3 - 1 mm deep, is made. The scribe is made across an edge portion of an exposed upper
8 surface of the top crystalline semiconductor substrate, and extends downward across an exposed
9 side surface of the top crystalline semiconductor substrate, an exposed side surface of the
10 additive thin film(s), and at least a portion of an exposed side surface of the bottom crystalline
11 semiconductor substrate. Further, the scribe is in a direction perpendicular to a crystalline
12 lattice direction of the substrate. For a silicon substrate, the scribe is perpendicular to the silicon
13 $\langle 100 \rangle$ crystal lattice.

14 [0028] The scribe acts as a fracture-inducing line which will introduce breakage along the
15 silicon $\langle 010 \rangle$ crystal orientation, providing a side surface on the broken substrate that is smooth
16 and essentially free of defects. Typically, a plurality of test specimens will be prepared from
17 a single sandwich structure. A series of scribe and break operations are carried out to produce
18 the plurality of test specimens. A diamond scribe or other small hand tool is typically used to
19 form the scribe lines. This technique can be used to "cut" test specimens to the desired size for
20 four-point adhesion testing. Because the technique provides a smooth, defect-free surface, there
21 is no need for an additional polishing step to remove defects and excess adhesive from the side
22 edge of the test specimens.

23 [0029] We have also discovered that it is possible to prepare the individual test specimens
24 described above for four-point film adhesion testing by scratching or scribing a line over the
25 surface across the entire width of the test specimen, including over/through the side edge corner

1 (but not continuing down the side edge of the “sandwich” structure), rather than machining a
2 groove or notch into the test specimen surface. The scribe must be formed to a depth of about
3 0.3 % to about 10 % of the thickness of the single crystal layer which forms the exterior surface
4 of the test specimen. The scribing technique provides a break point for adhesion testing,
5 eliminating the need to form a deep notch or groove in the test specimen prior to adhesion
6 testing.

7 [0030] Disclosed herein is a method of preparing a sample of a semiconductor structure for
8 adhesion testing. According to the method, a first semiconductor structure is provided which
9 comprises at least one layer of additive material overlying a crystalline semiconductor substrate.
10 The layer of additive material is a different material than the crystalline substrate. The additive
11 material can be any material which is used in the manufacture of semiconductor devices,
12 and is typically a metal, a metal nitride, a metal oxide, a silicon-containing material, or an
13 organic material.

14 [0031] A second semiconductor structure is then provided which comprises a crystalline
15 semiconductor substrate. The second semiconductor structure preferably has the same structure
16 as the first semiconductor structure, but may be just a crystalline semiconductor substrate with
17 no overlying layer(s). Typically, both semiconductor structures are taken from the same
18 substrate source, such as the same semiconductor wafer. An adhesive (typically, an epoxy
19 adhesive) is provided on an exposed surface of the additive material layer (on either the first or
20 second semiconductor structure, or both). The first semiconductor structure and the second
21 semiconductor structure are then aligned so that the exposed surface of the additive material
22 layer of the first structure is facing the exposed surface of the other semiconductor structure.
23 If the second semiconductor structure includes an additive material layer, the two semiconductor
24 structures are aligned so that the exposed surface of the additive material layer of one structure
25 is facing the exposed surface of the additive material layer of the other structure, with the

1 adhesive between the additive material layers. Further alignment of the two structures is
2 performed so that the crystal lattice orientation of both semiconductor structures are the same.
3 This is necessary so that when a force is applied, the load transfers evenly and the single crystal
4 substrate which is scribed will break along crystalline lattice boundaries.

5 [0032] The adhesive is then cured, to form a bonded sandwich structure. A first scribe is
6 then made at an edge of an exposed surface of a single crystal layer of the substrate as
7 previously described. The bonded sandwich structure is then broken along the crystalline lattice
8 on which the scribe lies. A plurality of such scribes is typically made and, after each scribe, the
9 bonded structure is broken along a crystalline boundary. After a number of scribe / break
10 procedures, test specimens of a nominal size are obtained.

11 [0033] A test specimen is then scribed for the four-point adhesion test. A testing scribe is
12 made which extends in a straight line across the width of each test specimen, as previously
13 described, from one long edge of the test specimen to the opposing long edge of the test
14 specimen. The testing scribe is then used as a break point during the performance of four-point
15 adhesion testing on the test specimen.

16 [0034] The sample preparation method disclosed herein eliminates the time-consuming
17 polishing and notching steps required in the traditional sample preparation method. By
18 eliminating these sample preparation steps, the present method reduces sample preparation time
19 to about 10 % of that needed for the traditional sample preparation method. Four-point
20 adhesion testing of samples prepared using the method described herein provided data which
21 is as consistent as that obtained using samples prepared according to the traditional sample
22 preparation method. The present method is also more useful in terms of providing data more
23 rapidly, so that on-line process problems can be detected and solved earlier.

1 [0035] **BRIEF DESCRIPTION OF THE DRAWINGS**

2 [0036] Figure 1 shows a schematic side view of an assembly 130 used in a four-point
3 adhesion test. Test specimen 100 is placed between four dowel pins (114, 116, 118, 120) which
4 are present between bending fixture 111 members 110 and 112.

5 [0037] Figure 2 is a graph 200 showing a schematic illustration of a load displacement curve
6 206 of the kind obtained during a four-point adhesion test.

7 [0038] Figure 3 is a graph 300 showing an actual load-displacement curve 306 obtained
8 during a four-point adhesion test of an Al/TiN/SiO₂ interface structure.

9 [0039] Figure 4A shows a perspective side view of a bonded structure 400 consisting of two
10 semiconductor structures (402, 404) sandwiched together face-to-face and bonded with a layer
11 406 of an adhesive.

12 [0040] Figure 4B shows a perspective side view of a test specimen 408 which has been
13 prepared by dicing of the bonded structure 400 to the desired dimensions using a diamond
14 cutting saw.

15 [0041] Figure 4C shows a perspective side view of the test specimen 408 of Figure 4B after
16 polishing of the side edge of the test specimen.

17 [0042] Figure 4D shows a perspective side view of the test specimen 408 of Figure 4C after
18 cutting of a notch 412 in test specimen 408 using a diamond saw. The notch 412 extends in a
19 straight line across the entire width of test specimen 408, from one long edge 407 to the

1 opposing long edge 409 of test specimen 408. The function of the notch is as a breaking point
2 during bending of test specimen 408 during the performance of a four-point adhesion test.

3
4 [0043] Figure 5A shows a schematic cross-sectional side view of a first semiconductor
5 structure 502 and a second semiconductor structure 504 which are used to prepare test
6 specimens for four-point adhesion testing according to the method of the invention. First
7 semiconductor structure 502 consists of a layer 506 of an additive material overlying a
8 crystalline substrate 508. Second semiconductor structure 504 also consists of a layer 510 of
9 an additive material overlying a crystalline substrate 512.

10 [0044] Figure 5B shows a schematic cross-sectional side view of the first semiconductor
11 structure 502 of Figure 5A after application of a layer 514 of an epoxy adhesive to a surface 513
12 of an additive material layer 510.

13 [0045] Figure 5C shows a schematic cross-sectional side view of the first semiconductor
14 structure 502 aligned with second semiconductor structure 504 to form a sandwich structure.

15 [0046] Figure 5D shows a schematic cross-sectional side view of the first semiconductor
16 structure 502 bonded by epoxy adhesive layer 514 to second semiconductor structure 504, after
17 curing of the epoxy adhesive. Additive material layer 506 of first semiconductor structure 502
18 is bonded to additive material layer 510 of second semiconductor structure 504. Crystalline
19 substrates 508 and 512 form the upper and lower major surfaces of the bonded sandwich
20 structure 516.

1 [0047] Figure 5E shows a perspective side view of the bonded sandwich structure 516 of
2 Figure 5D after formation of a series of scribes 518 at an edge of an exposed surface of
3 crystalline substrate 508. The scribes are used to break bonded structure 516 into a plurality of
4 samples for adhesion testing.

5 [0048] Figure 5F shows a perspective side view of a test specimen 520 which has been
6 prepared by breaking bonded structure 516 along crystalline boundaries. The breaking of the
7 bonded structure 516 along crystalline boundaries is guided by scribes 518.

8 [0049] Figure 5G shows a perspective side view of the test specimen 520 of Figure 5F after
9 formation of scribe 522 on an exposed surface of a single crystal substrate 508, prior to
10 performance of four-point adhesion testing on test specimen 520. Scribe 522 extends in a
11 straight line across the width of single crystal substrate 508 surface 505, from a first long edge
12 507 of crystalline substrate 508 to an opposing long edge 509 of single crystal substrate 508.

13 [0050] Figure 6A shows a perspective side view of a bottom portion 610 of a test specimen
14 preparation fixture 600 (shown in Figure 6C) which can be used to prepare test specimens
15 according to the method of the invention.

16 [0051] Figure 6B shows a perspective side view of a representative top portion 620 of a test
17 specimen preparation fixture 600 (shown in Figure 6C) which can be used to prepare test
18 specimens according to the method of the invention.

1 [0052] Figure 6C shows a perspective side view of a test specimen preparation fixture 600
2 which can be used to prepare test specimens according to the method of the invention. Text
3 specimen preparation fixture 600 consists of a top portion 620 and a bottom portion 610, with
4 a bonded sandwich structure 630 (similar to bonded structure 516, shown in Figure 5E)
5 positioned between top portion 620 and bottom portion 610.

6 [0053] Figure 6D shows a cross-sectional side view of the test specimen preparation fixture
7 600 of Figure 6C, with bonded sandwich structure 630 positioned between top portion 620 and
8 bottom portion 610 of test specimen preparation fixture 600.

9 [0054] **DETAILED DESCRIPTION OF THE INVENTION**

10 [0055] As a preface to the detailed description, it should be noted that, as used in this
11 specification and the appended claims, the singular forms “a”, “an”, and “the” include plural
12 referents, unless the context clearly dictates otherwise. When the term metal or metallic is used,
13 it is understood that this includes metal alloys. Other terms important to an understanding of
14 the invention are defined in context throughout the application.

15 [0056] For purposes of illustration, the sample preparation method is described below with
16 reference to Figures 5A - 5G.

17 [0057] Figure 5A shows a cross-sectional side view of a first semiconductor structure 502
18 and a second semiconductor structure 504 which are used to prepare test specimens for four-
19 point adhesion testing according to the method of the invention. First semiconductor structure
20 502 consists of a layer 506 of an additive material overlying a crystalline substrate 508. Second
21 semiconductor structure 504 has the same structure as the first semiconductor structure 502.
22 Second semiconductor structure 504 consists of a layer 510 of an additive material overlying
23 a crystalline substrate 512.

1 [0058] The crystalline substrate (508, 512) is typically silicon or gallium arsenide, but may
2 be any other material which has a crystalline structure which allows the material to be broken
3 along crystalline boundaries. Crystalline substrates 508 and 512 should be the same material.

4 [0059] The layer of additive material (506, 510) is a different additive material than the
5 crystalline substrate (508, 512). The additive material is typically a metal (such as aluminum,
6 copper, platinum, iridium, ruthenium, titanium, tantalum, or tungsten); a metal nitride (such as
7 titanium nitride, tantalum nitride, or tungsten nitride); a metal oxide (such as aluminum oxide,
8 iridium oxide, or ruthenium oxide); a silicon-containing material (such as polysilicon, silicon
9 oxide, silicon nitride, silicon oxynitride, or silicon carbide); or an organic material, for example,
10 and not by way of limitation. The method is not intended to be limited to only the additive
11 materials listed above, but is intended to encompass any additive material which is useful in
12 semiconductor device applications.

13 [0060] The additive material layer (506, 510) may be deposited onto the crystalline substrate
14 (508, 512) using any of the standard deposition techniques known in the art of semiconductor
15 manufacture, such as chemical vapor deposition (CVD), physical vapor deposition (PVD, also
16 known as "sputtering"), and spin-on techniques, for example and not by way of limitation. The
17 additive material layer (506, 510) typically has a thickness of 10 microns or less.

18 [0061] Referring to Figure 5B, a layer 514 of an adhesive is applied to additive material layer
19 510. The adhesive is typically an epoxy adhesive, such as EPO-TEK, available from Epoxy
20 Technology, Inc. (Billerica, MA). The adhesive should be selected so that the bond strength of
21 the adhesive to the additive material layer 506 is stronger than the bond strength of the additive
22 material layer 506 to the crystalline substrate 508, in order to provide meaningful four-point
23 adhesion test results. For example, if the additive material layer 506 delaminates from the
24 adhesive layer 514 before the additive material layer 506 delaminates from the substrate 508,
25 it will not be possible to measure the adhesion (*i.e.*, bond strength) of the additive material layer

1 506 to the substrate 508.

2 [0062] First semiconductor structure 502 and second semiconductor structure 504 are then
3 sandwiched together face-to-face, with the layer 514 of epoxy adhesive between the two
4 structures, as shown in Figure 5C. The substrate (508, 512) side of each structure faces
5 outward. The two structures must be aligned such that the single crystal material layers are
6 aligned precisely along the silicon <100> crystal lattice structure, so that, when broken, the
7 crystalline substrates will crack and separate along crystalline boundaries, providing a smooth,
8 defect-free side edge surface. The two structures are typically clamped to each other or held
9 together using other means to inhibit movement during the curing step.

10 [0063] The epoxy adhesive layer 514 is then cured by placing the structure shown in Figure
11 5C in a furnace at a temperature within the range of about 80°C to about 250 °C, for a time
12 period within the range of about 15 minutes (at 250°C) to about 2 hours (at 80°C). Figure 5D
13 shows a cross-sectional side view of the bonded sandwich structure 516 formed after curing of
14 epoxy adhesive layer 514. Additive material layer 506 of first semiconductor structure 502 is
15 bonded to additive material layer 510 of second semiconductor structure 504.

16 [0064] To prepare test specimens from the bonded sandwich structure 516, a scratch or
17 "scribe" is made across an edge portion of an exposed upper surface of the top crystalline
18 semiconductor substrate, and extends downward across an exposed side surface of the top
19 crystalline semiconductor substrate, an exposed side surface of the additive thin film(s), and a
20 portion of an exposed side surface of the bottom crystalline semiconductor substrate (as shown
21 in Figure 5E). The scribe for breaking must cross the side edge surface of the thin film (additive
22 material layer) adhered to the single crystal material layer. Further, the direction of the scribe
23 is in a direction perpendicular to a crystalline lattice direction in a single crystal structure of the
24 substrate. For a silicon substrate, the scribe is perpendicular to the silicon <100> crystal
25 orientation. The scribe is formed to a depth of about 0.3 % to about 10 % of the substrate

1 thickness, typically using a diamond scribe or other small hand tool. For most applications, the
2 scribe will be about 0.3 mm to about 1 mm deep.

3 [0065] Figure 5E shows a perspective side view of bonded sandwich structure 516 after
4 scribing. By way of example, bonded structure 516 is shown with seven lines 518, each
5 representing a location at which a scribe will eventually be made into the surface of crystalline
6 substrate 508 during the scribe / break procedure. The 40-mm wide bonded structure 516 shown
7 in Figure 5E can be used to prepare six 5-mm wide test specimens. The two end pieces will
8 typically not be used for testing, because they will contain excess adhesive along one of the side
9 edges. If desired, excess adhesive can be removed from the side edges of the end pieces by
10 scraping the side edges with a knife or razor blade, prior to and after curing of the adhesive, in
11 order to maximize the number of test specimens which can be obtained from one bonded
12 sandwich structure.

13 [0066] The bonded structure 516 is then broken along a crystalline boundary, guided by an
14 individual scribe, to form test specimens of the desired size. For a silicon substrate, the scribe
15 acts as a fracture-inducing line which will introduce breakage along the silicon <010> crystal
16 orientation. Bonded structure 516 can be broken along a crystalline boundary using a test
17 specimen preparation fixture such as test specimen preparation fixture 600, shown in Figures
18 6C and 6D, which is provided herein as an exemplary fixture (and not by way of limitation of
19 the invention claimed herein). The method of the invention is not intended to be limited to the
20 use of a particular fixture, such as that shown in Figures 6C and 6D, but is intended to
21 encompass all other fixtures which operate along similar principles as the test specimen
22 preparation fixture 600 shown in Figures 6C and 6D.

23 [0067] Figure 6A shows a perspective side view of a bottom portion 610 of a test specimen
24 preparation fixture 600 (shown in Figure 6C) which can be used to prepare test specimens
25 according to the method of the invention. Bottom portion 610 typically has a width A of about

1 30 mm to about 40 mm, and a length B of about 30 mm to about 40 mm. Bottom portion 610
2 is supported by (typically adjustable) feet 614, which are typically positioned at each corner of
3 bottom portion 610.

4 [0068] Wedge 612 is used to propagate the break from a scribe across a bonded sandwich
5 structure (such as structure 516, shown in Figure 5E), for the purpose of preparing test
6 specimens for four-point adhesion testing. (Figures 6A - 6D are not drawn to scale. Wedge 612
7 is drawn proportionately larger for illustration purposes.) Wedge 612, which is positioned at
8 the mid-point of one side of bottom portion 610, typically has a height C of about 1 mm to
9 about 2 mm; a width D of about 2 mm; and a length E of about 3 mm to about 4 mm. Wedge
10 612 is typically made of a hard material, such as a metal or a hard polymer, or a metal coated
11 with a polymer. Wedge 612 has a slightly rounded edge 613 (*i.e.*, edge 613 is not such a sharp
12 angle as to be a "knife edge"). Edge 613 is sufficiently rounded to permit scribe propagation
13 when a bonded sandwich structure is placed on top of bottom portion 610 and wedge 612. Edge
14 613 typically has a radius of 0.5 mm or less.

15 [0069] Figure 6B shows a perspective side view of a representative top portion 620 of a test
16 specimen preparation fixture 600 (shown in Figure 6C) which can be used to prepare test
17 specimens according to the method of the invention. Top portion 620 typically has a width
18 ranging from about 10 mm to about 40 mm, and a length of about 30 mm to about
19 40 mm.

20 [0070] Blocks 622 are provided at two corners of top portion 620, for the purpose of gripping
21 a bonded sandwich structure while the bonded structure is positioned within the test specimen
22 preparation fixture 600. In order to grip the bonded sandwich structure, the blocks 622 should
23 be made of a slightly tacky (but solid) material or a material which will create friction against
24 the test specimen surface, such as a hard rubber, or a rubber-coated metal or hard polymer. The
25 blocks 622 typically have a height H of about 2 mm to about 5 mm, and are positioned a

1 distance I of at least about 5 mm away from the mid-point 621 of one side of top portion 620.
2 [0071] Figure 6C shows a perspective side view of test specimen preparation fixture 600,
3 with a bonded sandwich structure 630 positioned between top portion 620 and bottom portion
4 610, for breaking the bonded structure 630 into individual test specimens. Figure 6D shows a
5 cross-sectional side view of the test specimen preparation fixture 600 of Figure 6C, with the
6 cross-section taken at mid-line 602 (shown in Figure 6C) of test specimen preparation fixture
7 600.

8 [0072] Referring to Figures 6C and 6D, bonded structure 630 is positioned above bottom
9 portion 610 such that scribe 632 (shown in Figure 6C) of bonded structure 630 (shown cross-
10 hatched) is aligned with wedge 612 of bottom portion 610. Top portion 620 is placed on top
11 of bonded structure 630, with blocks 622 contacting the outer edges of the top surface of bonded
12 structure 630.

13 [0073] To break the bonded structure 630 into test specimens along scribe 632, uniform
14 pressure (P) is applied along all four corners of top portion 620 of test specimen preparation
15 fixture 600. Test specimens for four-point adhesion testing are typically prepared to have a
16 width of either 5 mm or 10 mm, and a length within the range of about 30 mm to about 40 mm.
17 The desired test specimen size is determined by the type of specimen testing equipment used.
18 The method disclosed herein is not intended to be limited to the preparation of a particular test
19 specimen size. A test specimen 520 which has been scribed and broken to the desired size is
20 shown in Figure 5F.

21 [0074] A scribe 522 is then formed in the exposed surface of crystalline substrate 508, as
22 shown in Figure 5G. Scribe 522 extends in a straight line, across the width of sample 520, from
23 a first long edge 507 of crystalline substrate 508 to an opposing long edge 509 of crystalline
24 substrate 508. As shown in Figure 5G, scribe 522 should extend over an edge of crystalline
25 substrate 508, to about 1.3 % to about 50 %, typically, about 1.3 % to about 10 %, of the

1 thickness of crystalline substrate 508. Scribe 522 will be used as a break point during
2 performance of four-point adhesion testing on test specimen 520.

3 [0075] Scribe 522 is formed to a depth which is about 0.3 % to about 10 % of the thickness
4 of crystalline substrate 508, using a diamond scribe or other small hand tool. By contrast, when
5 the traditional sample preparation method is used, the notch or groove must be cut, using a
6 diamond saw, to a depth of about 70 % of the thickness of the substrate.

7 [0076] The test specimen 520 is now ready to be used in the four-point adhesion test
8 described in the "Background of the Invention" section. The four-point adhesion test data
9 obtained using samples prepared according to the method disclosed herein has been shown to
10 be as consistent as four-point adhesion test data obtained using samples prepared according to
11 the traditional sample preparation method described in the "Background of the Invention".
12 Typical standard deviations range from 0.2 to 0.5 for both sample preparation methods.

13 [0077] The sample preparation method disclosed herein eliminates the time-consuming
14 polishing and notching steps required in the traditional sample preparation method. By
15 eliminating these time-consuming sample preparation steps, the present method reduces sample
16 preparation time to about 10 % of that needed for the traditional sample preparation method.
17 In addition, the method disclosed herein makes it possible to obtain test data for a process more
18 rapidly, so that testing can be used to ensure quality control as well as to carry out initial
19 development of a new process.

20 [0078] The above-described embodiment is provided to enable one skilled in the art to
21 understand the concepts which are disclosed and claimed herein, and is not intended to limit the
22 scope of the present invention.